In the Specification:

Please amend the specification as follows:

Please replace the paragraph beginning at page 12, line 5 with the following paragraph:

Figure 7 is a block diagram illustrating an overview of an IC design simulation tool. As illustrated, IC design simulation tool 700 is constituted with design reader 702, static partitioner 703 and simulation engine 704 comprising dynamic partitioner 707, scheduler 709, node evaluator 708 and model evaluators 706. The elements are operatively coupled to each other as shown. Design reader 702 and some model evaluators 706, in particular a transistor model evaluator and a wire model evaluator, are incorporated with the teachings of the present invention. Certain aspects of static partitioner 703, dynamic partitioner 707 and scheduler 709 are the subject of co-pending U.S. Patent application number 09/333,124, filed June 14, 1999, now granted as U.S. Patent no. 6,480,816, and entitled "CIRCUIT SIMULATION USING DYNAMIC PARTITION AND ON-DEMAND EVALUATION" which is hereby fully incorporated by reference.

Please replace the paragraph beginning at page 13, line 13 with the following paragraph:

In one embodiment, at least one of the model evaluators adaptively performs the model evaluations at different accuracy or performance levels in accordance with the assigned device characterizations of the devices. Where accuracy is needed, the evaluations are performed through matrix solution. Formation of static partitions, and formation of dynamic partitions as well as scheduling evaluations on demand, i.e., on an as needed basis are explained in the above identified incorporated by reference co-pending U.S. patent application. Further detail with respect to circuit simulation is provided in and co-pending U.S. patent application number 09/333,122, filed June 14, 1999, now granted as U.S. Patent no. 6,397,172, and entitled, "ADAPTIVE INTEGRATED CIRCUIT DESIGN SIMULATION TRANSISTOR MODELING AND EVALUATION," which is hereby fully incorporated by reference.

Please replace the paragraph beginning at page 14, line 15 with the following paragraph:

The extracted connectivity and geometrical data are stored in FDB 816 by layout cell hierarchies, one FDB per layout cell hierarchy, and indexed by layout nets. The connectivity and geometrical data were extracted at least in part in accordance with specified parasitic effect windows of the various layers of the IC design. Read function 806 operates to retrieve the connectivity and geometrical data of the layout nets from FDB 816 using the stored layout net indices. FDB 816 is the subject of co-pending U.S. Patent application number 09/052,895, filed March 31, 1998, now granted as U.S. Patent no. 6,230,299, and entitled "METHOD AND APPARATUS FOR EXTRACTING AND STORING CONNECTIVITY AND GEOMETRICAL DATA FOR A DEEP SUB-MICRON INTEGRATED CIRCUIT DESIGN," which is assigned to the corporate assignee of the present invention. The co-pending application is hereby fully incorporated by reference.

205764.doc Page 2 of 11

Please replace the paragraph beginning at page 15, line 19 with the following paragraph:

Read function 806 and write function 808 are the subject of co-pending U.S. Patent application number 09/052,915, filed March 31, 1998, now granted as U.S. Patent no. 6,249,903, and entitled "METHOD AND APARATUS FOR GENERATING AND MAINTAINING ELECTRICAL MODELING DATA FOR A DEEP SUB-MICRON INTEGRATED CIRCUIT DESIGN," which is assigned to the corporate assignee of the present invention. The co-pending application is hereby fully incorporated by reference. Except for read function 806 and write function 808, PEX 802 is intended to represent a broad category of electrical modeling tools known in the art. Examples of these electrical modeling tools include but not limited to Pattern Engine of xCalibre by Mentor Graphics, Columbus by Frequency Technology of San Jose, CA, and Arcadia by Synopsis.

205764.doc Page 3 of 11

Drawings

In the Office action, the Examiner stated, "Acknowledgment has been made for drawing correction changes."

Unless the Examiner indicates otherwise, Applicants understand this statement to mean that the drawing changes have been reviewed and approved, and that the substitute drawings previously filed have been entered.

Please indicate this on the cover sheet responding to this amendment.